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I. SUMMARY AND CONCLUSION
T HIS PAPER presents an approach for the maximal diagnosis of all faults (stuck-at, open, and short) in the interconnect of a random access memory (RAM); and the interconnect includes data and address lines. This approach accomplishes maximal diagnosis under a complex model in which the lines in the interconnect of the RAM can be affected by multiple faults. Maximal diagnosis consists of detection and location of all diagnosable faults as well as type identification of multiple faults affecting each line. The proposed algorithm (referred to as the Improved Maximal Diagnosis Algorithm, or IMDA) requires WRITE and READ, where is the number of address lines and is the number of data lines. IMDA executes in three different steps: the first step diagnoses the data lines (and in particular the stuck-at faults); the second step accomplishes maximal diagnosis of the shorts (involving either the data lines only, or the data and address lines); and the third step completes the diagnosis of the address lines. IMDA is superior to the Adaptive Diagnosis Algorithm with Repair (ADAR) as follows: (1) The improved method can maximally diagnose all faults without repair between test operations. (2) The improved method overlaps two steps commonly encountered in testing the interconnect of a RAM (maximal diagnosis of shorts between data and address lines and the maximal diagnosis of shorts or stuck-at faults among/on data lines); and it uses a smaller number of operations than ADAR.
II. INTRODUCTION
Interconnect testing is one of the most critical processes during digital systems assembly and manufacturing phases on board-level [22] , [23] ; and this process has been researched and pioneered by the IEEE through development of the standards of the Boundary Scan Architecture and Test Access Port [1] to be widely applied and practiced by the electronic industry [2] , [22] . By using these standards, the interconnects on a board can be tested to meet the stringent requirements such as (A) a small number of vectors; (B) efficient diagnostic capabilities (to include fault location); and (C) high coverage of multiple faults.
Interconnect testing has recently experienced a rapid growth, and an extensive literature can be found [6] , [7] , [10] , [11] , [14] , [17] , [19] . These approaches can be differentiated by the conditions used for test pattern generation and the assumed fault model. In a wiring interconnect, only the lines (or nets) are considered. However, a different scenario is encountered in the presence of functional devices (such as a random access memory, RAM) which can be highly embedded in the board under test [23] .
This problem has increased in importance when multiple identical blocks are present in a System-on-Chip (SoC) implementation [22] , [23] . The increased level of integration and the presence of so-called cluster architectures [23] rely on the embedding of a large number of memories (which by far constitute the largest area of an SoC). Moreover, in this case, logic BIST and scan techniques must meet stringent requirements in diagnosis (detection and location) and complexity [22] in the presence of possibly multiple faults.
Testing faults in the interconnect of a memory is different from the general case of a wiring interconnect. In a wiring interconnect, the test vectors applied at the inputs are observed and compared at the output pins. In a memory, interconnect testing is still subject to the same physical faults as in a wiring interconnect; however, the operations of a RAM must be taken into account, which results in a more complex diagnosis problem, i.e., transformation of the inputs to the output signatures through the data lines.
In this context, the following objectives must be addressed and resolved: 1) To provide controllability/observability for a pattern by sensitizing each set of lines (either data or address lines). 2) In a RAM, the input pattern on the address lines is dependent on the input (output) pattern on the data lines through the WRITE (READ) operation. 3) The sequence of test operations has to be considered when testing an interconnect of a memory.
In [3] - [5] , different techniques for testing interconnects of a RAM have been proposed; and using WRITE and READ sequences, they achieve detection and diagnosis under either a restricted fault model [3] , [5] , or limiting the diagnosis of faults in the address and data lines [3] - [5] . Previous approaches [3] - [5] are characterized by the following features: 1) Test operations for the different faults possible in the interconnect target a specific fault in a line (either address or data). In most cases, the same operations can also test for other types of faults.
2) The test sequence is constructed by the repetitive application of simple subsequences as applicable to each line. This process introduces many unnecessary operations once multiple faulty lines are considered. 3) Diagnosis is established only once all output patterns are obtained. [19] has presented two new approaches for testing interconnects of random access memories (RAM). These algorithms (referred to as the Adaptive Diagnosis Algorithm (ADA) and the Consecutive Diagnosis Algorithm (CDA)) utilize adaptive conditions for flexibility in diagnosis. Table I and Table II show the features of these test methods for detection and diagnosis, respectively.
Note that in Table I and Table II , A (D) stands for Address (Data) lines, and "Masking A to D" means that faults on the Address lines mask Data lines and vice versa ( is the number of address lines, and is the number of data lines, and is the least integer which satisfies where is ).
These methods cannot guarantee maximal diagnosis (for [20] , maximal diagnosis can be achieved provided repair takes place). Maximal diagnosis consists of identifying the type of faults affecting each line as well as determining the subsets of lines affected by a common fault (such as a short). Table III shows the features of [20] and the proposed approach for maximal diagnosis.
The main objective of this paper is to propose an algorithm for maximal diagnosis of interconnects of memories without resorting to repair as in [20] . This is accomplished using a three step process to diagnose stuck-at faults, shorts and the types of affected lines in each separate step. The diagnosis process utilizes adaptive conditions during the execution of the test operations (READ and WRITE) and test pattern generation as well. 
III. PRELIMINARIES
In this paper, the memory is restricted to a single data port device (i.e., the data lines are used for input and output purposes) and executes the two usual operations of a RAM, i.e., READ and WRITE. denotes the number of address lines (denoted by , ), and denotes the number of data lines (denoted by , ). Note that hereafter the words net and line are used interchangeably.
The following notation is used for the test patterns applied to the interconnect of the memory.
• and denote the pattern on the data (address) lines consisting of all 0's and 1's respectively.
• denotes the pattern set for the data (address) lines generated using method as the test technique.
• for denotes the walking-1 (0) pattern test set for a line set where the index denotes the position of the 1(0), i.e., for all .
• If a pattern is within parenthesis (for example, ), then this means that this is the expected (fault-free) pattern from reading a memory location (into which the pattern was previously written). The following definitions [6] , [13] . [15] - [17] applicable to testing and diagnosis of wiring networks are also used.
Definitions:
is the binary string, as the test input which is applied to a specific net.
2) Parallel Test Vector (PTV) is the test data input which is
applied to all nets in parallel in a single pattern of the diagnosis process.
3) Sequential Response Vector (SRV) of a net to a STV is the pattern observed at the net output. 4) Fault Syndrome If the SRV of a net differs from its STV, then this vector is referred to as a fault syndrome. 5) Aliasing Syndrome If a syndrome in presence of a fault is the same as the fault-free response of a net, then it is impossible to determine whether or not this fault has occurred. The response in this case is referred to as an aliasing syndrome. 6) Confounding Syndrome The short between a pair of nets may produce the same syndrome as for another net pair; so, it is impossible to determine which short has occurred. The response is called a confounding syndrome.
IV. FAULT MODEL
This paper assumes and deals with faults on the lines (nets) of interconnects of a RAM. Net faults can be categorized into two classes depending on the number of nets which are affected by a fault as follows.
1) Single-Net Faults: stuck-at-0, stuck-at-1, and stuck-open fault. Note that stuck-open fault can be considered as soft stuck-at-1 or soft stuck-at-0, i.e., depending on the technology and the physical arrangement (pull-up or pulldown) [7] , [12] . 2) Multi-Net Faults: these are so-called bridge faults which create a short between two or more nets. The behavior of a short can be viewed as a function of the driver characteristics of the individual nets involved in the short. This can be characterized as an OR-type or an AND type. In practice [6] , [7] , [11] , [15] , [17] , it is assumed that the behavior of a short is of AND-type (OR-type behavior can be easily derived by simple boolean equivalence [11] ). It is assumed in this paper that the RAM itself is fault-free, i.e., faults occur only in the interconnect to this device. A strict behavioral fault model is assumed, i.e., no layout information is available on the interconnect of the RAM; and detection and diagnosis (location) of faults in a RAM interconnect are investigated in the presence of the following types of faults [3] , [4] , [9] : 1) Stuck-at and open faults on data and address lines.
2) Short faults involving address lines only.
3) Short faults involving data lines only. 4) Short faults between data and address lines. Given the fault model, an approach for maximal diagnosis of all the faults in data and address lines is presented under a scenario in which the nets in the interconnect of the RAM are affected by multiple faults. Maximal diagnosis consists of locating and detecting all diagnosable faults under the assumption that every line can be affected by multiple faults with the fault types to be fully identified (e.g., the identification of lines in a short).
Also, a restrictive yet realistic fault assumption is made for the fault types, i.e., fault equivalence and collapsing are upheld for multiple faults on the lines. For example, if a set of nets are shorted together and at least one of these nets is stuck-at 0/1, then all the nets in the short will be stuck-at 0/1 because it is impossible to diagnose the short fault among them [20] before repairing all the stuck-at faults. Hence, in this case, the proposed algorithm will diagnose all nets being stuck-at.
V. REVIEW
Consider initially fault detection for a wiring interconnect made of nets. The following results can be found in [10] , [11] , [13] ; and they are divided according to the types of faults which are specifically targeted for diagnosis.
1) Short Faults: a unique Sequential Test Vector (STV) must
be generated for each net [10] such that in absence of faults, the Sequential Response Vectors (SRV) or output patterns are still unique for all nets. For example, the Counting Sequence of [13] achieves fault detection using Parallel Test Vectors (PTV).
2) Stuck-at Faults:
The Modified Counting Sequence of [10] can be used; and in this sequence the all '0' and all '1' vectors are excluded from the STVs of the Counting Sequence [13] . and do not cover the stuck-at faults. The number of PTVs is now given by . The diagnostic capabilities of an approach are based on the resolution in establishing a fault type for each net as well as fault location; and these capabilities can be differentiated as follows. 1) For stuck-at faults only, diagnosis is straightforward as the faulty net has a constant value [10] . 2) For short faults, two types of diagnostic resolution are possible [7] . The first type identifies with no ambiguity only the nets involved in each short. The second type identifies the shorted nets and their faults. This type of diagnosis is referred to as maximal diagnosis. The following are some of the approaches [10] , [11] , [15] , [16] proposed for behavioral (structure independent) diagnosis of wiring interconnects.
1) The Modified Counting Sequence Algorithm [10] can diagnose all short faults; however, confounding and aliasing can be present.
2) The True/Complement Test and Diagnosis Algorithm of [15] will not generate aliasing, but confounding can occur. It needs PTVs.
3) The Self-Diagnosis Algorithm of [16] generates all bit streams of length with '0' bits (i.e., with a balanced code); and this set is referred to as the Independent Test set and does not require structural information while generating no aliasing. Confounding however Table IV . For detecting stuck-at and short faults in the data lines, the scenario is similar to the traditional scenario of a wiring interconnect [10] , [11] , [13] , [17] . By choosing the test patterns and a sequence in the operations, detection and even diagnosis of all stuck-at and short faults are possible for the data lines of a memory using the operations of Table IV . 2) For detection of faults on each address line only, the test operations shown in Table V , can be used. If only address line is 1 and all the other lines are 0 (i.e., is applied), and is faulty (stuck-at or short with other address or data lines), following the READ operation, an erroneous pattern will be obtained in place of (note that in Table V, ). Using a walking-one test set on the address lines, detection and diagnosis of all stuck-at and short faults can be accomplished. [3] , [4] have proposed methods to detect and diagnose these faults; and [3] has considered only stuck-at and short faults among data lines or address lines, i.e., the shorts between data and address lines are not considered. Moreover, [3] has restricted the analysis to the single fault case, thus ignoring the multi-fault case. This method needs WRITE and READ operations for diagnosing stuck-at faults and AND short faults. However, this method fails to achieve maximal diagnosis. The other method [4] considers shorts between data and address lines and requires less test operations than [3] ; and it needs WRITE and READ operations for detection and WRITE and READ operations (where is the least integer which satisfies ). In [19] , an approach for detection and diagnosis of shorts between data and address lines has been proposed. This process consists of a sequence of WRITE/READ pairs; and the patterns on the address lines are different for each pair as a walking-0 test set is utilized. During each pattern in the test set, the "0" is shifted one bit to the left. At the same time, all data lines have a value of "1". Shorts between data and address lines can be fully or maximally diagnosed, so repair of these faults can take place.
Consider [19] for diagnosing faults involving data and address lines. The process of checking the expected output value for the current and the next patterns makes it possible to diagnose whether a fault is on either the data or address lines. However, if the data and address lines are simultaneously faulty, then ADA (just like the method of [4] ) fails in its diagnosis, because faults in the data lines can be masked by faults in the address lines.
In CDA [19] , test patterns from the Independent Test Set are used for the data lines. The walking-1 test set is used for the address lines. CDA is basically a two-step algorithm: in the first step, one WRITE and one READ operation are used for testing each address line. If consecutive output patterns are different, then the second step is executed. This step consists of additional READ operations; and READ operations are performed for some of the walking-1 addresses for which the output patterns were not equal.
In [20] , a different approach referred to as Adaptive Diagnosis Algorithm with Repair (ADAR) has been proposed. This requires repair steps to be taken between test operations to accomplish maximal diagnosis of the interconnect. ADAR utilizes a set of adaptive conditions which discriminate the shorts from all stuck-at faults.
VI. BASIC PRINCIPLES AND PROBLEMS
In all previous papers [3] , [4] , [19] , [20] , the fault model assumes that each net can be affected by only one fault and even under this scenario, no known approach can guarantee maximal diagnosis without resorting to repair. In more complex fault models such as the one assumed in this paper a net may be involved in multiple stuck-at faults and shorts at the same time. If any of the previous approaches are used, only one of these faults can be detected or diagnosed within a single execution of a testing algorithm [19] . In most cases, it is impossible to diagnose or even detect all faults in a single iteration of the testing process. A possible solution is to provide repair [20] : those faults detected or diagnosed in the first iteration of the testing process are repaired and further iterations of the testing process can take place; and at each iteration, more faults can be detected until maximal diagnosis could be eventually achieved. For some nets which are affected by many shorts and stuck-at faults, several iterations may be required to fully or maximally diagnose or detect all of its faults.
As an example, consider the interconnect of a RAM shown in Fig. 1 . It's easy to show that using previous approaches [3] - [5] , [19] , it is possible to diagnose or detect the following faults: 1) Shorts between and , and , and .
2)
The stuck-open faults on the lines , , and .
3) The stuck-at faults on and . However, it is not possible to detect or diagnose the other faults of Fig. 1 . Some of the faults which are left undetected or undiagnosed are masked by other faults. Some are affected by confounding: for example the short on is detected, but confounded by the stuck-at fault at (the stuck-at fault at is also confounded). Hence, if detection and/or maximal diagnosis of all these faults is required, then some of the above faults must be repaired and the testing process must be executed at least a second time. For some faults, multiple iterations of the testing/repair process could be required prior to accomplishing maximal diagnosis. Consider Fig. 1: is involved in multiple faults, i.e., short, stuck-open and stuck-at faults at the same time. After the first iteration of the testing process, it is possible to diagnose only the short between and ; and the stuck-open and stuck-at faults on are masked by this short. After repairing the short between and , then it is possible to diagnose the stuck-open fault on ; however, the stuck-at fault on is still masked by the stuck-open fault. After the stuck-open fault is repaired, then in the third iteration of the testing process it is possible to diagnose the stuck-at fault on . Consider the faults in and ; and although the stuck-open fault on can be detected, the combined effects of the faults in both and results in a difficult scenario for diagnosis. This scenario is not considered immediately; and a Section VI will analyze this in more detail. This example shows that the complexity of testing an interconnect of a memory can significantly increase under a complex model consisting of a multiple fault assumption if existing approaches [3] - [5] , [19] , [20] are used.
The inability of current approaches to handle the multiple-fault-per-line scenario for maximal diagnosis is caused by many problems, left unsolved in [19] , [20] . Consider initially the maximal diagnosis of address lines.
1) For maximal diagnosis of stuck-at faults on address lines, two consecutive WRITE operations are required [19] . The patterns for two address lines should have exactly one bit difference. After the two WRITE operations, a READ is performed to read back the first data pattern. After the second data pattern, the address line with different values in the address line patterns for the two WRITE has a stuck-at fault. Again, it is impossible to fully or maximally diagnose this fault as stuck-at-0 or stuck-at-1. This is a unique feature of stuck-at faults in address lines. After the first data pattern, the address line is free from stuck-at faults. However it is not known [19] whether it is involved in a short. 2) For maximal diagnosis of shorts on address lines, walking 0 patterns are used. Multiple operations are executed to write a unique data pattern into each location (as specified by each address pattern). Then, all the data patterns are read back using the walking 0 patterns on the address lines. If, during read back, some data patterns are the same, then the address lines related to these data patterns are diagnosed as shorted together. The above process yields the following observations (whose proof is omitted as direct consequence of the above discussion). Observation 1.To maximally diagnose address lines, it must be guaranteed that for the read back process, the data pattern is only affected by faults in the address lines, i.e., the observed data pattern should not be affected by faults on the data lines.
Consider [19] under the single fault per line scenario. Detection of shorts between data and address lines only is accomplished using the test operations given in Table VI: if produces an (erroneous) output pattern different from , then faults must exist on data lines and these are either stuck-at-0 faults or shorts between data and address lines. Moreover, these faults are not shorts between data lines or stuck-at-1 faults on data lines. Diagnosis is accomplished by utilizing two different substeps [19] , [20] . The first substep is referred to as complementary address read back substep, and the operations are given in Table VII . If produces as the output response (i.e., a pattern equal to the expected one), then the faults are diagnosed as shorts between data and address lines. 
If
produces the same erroneous output pattern as , then the faults are stuck-at-0. Else, each fault is diagnosed as either stuck-at-0 or short between data and address lines. Using the simple operations diagnosis above can be accomplished such that the stuck-at-0 faults and the shorts between data and address lines can be identified. Maximal diagnosis of the shorts between data and address lines can be achieved by executing the next substep [19] . This requires the test operations given in Table VIII for the case (i.e., the index ). However, the operations of Table VIII yield a correct diagnosis, provided every line is affected by only one fault, because diagnosis of stuck-at faults is considered at the same time as diagnosis of shorts. For stuck-at faults, the complexity of diagnosis is somewhat eased as these faults can be detected and diagnosed using simple patterns as by the following observation.
Observation 2. Lines affected by stuck-at faults can be detected and maximally diagnosed using the all 0 and all 1 patterns on data and address lines.
VII. PROPOSED MAXIMAL DIAGNOSIS ALGORITHM
To alleviate the problems described in Section V, maximal diagnosis can be accomplished provided the relationships between fault types and lines are correctly preserved. This is guaranteed in the proposed approach using three distinct steps. The main features of these steps are as follows: 1) The improved method can maximally diagnose all the faults with no repair between test operations. 2) The improved method combines both steps (maximal diagnosis of shorts between data and address lines and the maximal diagnosis of shorts or stuck-at faults among/on data lines); and it uses a smaller number of operations than the algorithm in [20] .
VIII. STEP ONE: DIAGNOSIS OF DATA LINES
In the first step of IMDA, three patterns are utilized to maximally diagnose all stuck-at-0 and stuck-at-1 faults on data lines and diagnose all data lines which are involved in shorts with address lines. This step consists of three pairs of WRITE/READ operations.
• 1.1. The first pair of WRITE/READ operations utilizes the all 0 patterns for both the address and data lines ( and ). All stuck-at-1 faults on the data lines can be maximally diagnosed.
• 1.2. The second pair utilizes the all 0 pattern for the address lines and the all 1 pattern on the data lines . These operations detect all stuck-at-0 faults on data lines and all shorts between address and data lines.
• 1.3. The third pair of WRITE and READ utilizes the all 1 pattern on both address and data lines to maximally diagnose all stuck-at-0 faults on data lines. By comparing the obtained patterns with the diagnosis results of the second pair, all shorts between address and data lines are differentiated from the stuck-at-0 faults on the data lines, i.e., it is possible to establish the data lines which are shorted with the address lines and the stuck-at-0 data lines. Test 1.3 is unnecessary if the response to Test 1.2 is correct. At completion of the first step, it is possible to divide the set of data lines into four different subsets as defined below: 1) consisting of data lines with stuck-at-0 faults (fully and maximally diagnosed); 2) consisting of data lines with stuck-at-1 faults (fully and maximally diagnosed); 3) consisting of data lines shorted with address lines (not fully diagnosed); and 4) consisting of data lines which are either fault-free or are shorted with data lines only (not fully diagnosed). As an example, consider the interconnect to a memory with 4 address lines and 8 data lines, (i.e., ) and (i.e.,
). Consider the scenario in which , , and are shorted together, and are stuck-at-1 and is stuck-at-0, is shorted with . Table IX shows the patterns  and operations for Step 1, while Table X shows the observed patterns from the READ operations. Hence, at completion of Step 1 the data lines are diagnosed as follows:
and are shorted with address lines (hence ); and and are stuck-at-1 (hence ) and stuck-at-0 (hence ). Note that , and . At completion of this step, the faulty data lines which have not been maximally diagnosed are some lines involved in shorts as elements of and . The above subsets can be used as starting point for maximal diagnosis.
IX. STEP TWO: DIAGNOSIS OF SHORTS
In the second step of IMDA, maximal diagnosis of shorts involving data lines is accomplished. Shorts can be of two types: 1) Shorts between address and data lines; and 2) Shorts among data lines only. Note that shorts between address lines only are maximally diagnosed in the next step according to Observation (1) . In this step as in [19] , the walking 0 test set is used for the address lines. The results of Step 1 are adaptively used for the data lines. The rules for defining the bits in the patterns for the data lines are as follows:
1) The bits corresponding to the data lines in are set to 0 (this condition is not necessary but it helps in the diagnosis process).
2) The bits corresponding to the data lines in are set to 1 (this condition is not necessary but it helps in the diagnosis process).
3) The bits corresponding to the data lines in , are set to 1. 4) The bit corresponding to each data line in has a value of 0 according to the pattern of a walking 0 test set across . In this step the walking 0 test set is applied to both the address lines, and the data lines (overlapped, simultaneously). Each pair of operations consists of a WRITE and a READ to maximally diagnose the current dominated address line (whose corresponding bit has a value of 0) with the shorts involving data lines (done by checking whether the bit value for the data line in is changed to a 0 too). Maximal diagnosis of the current dominated data lines (in with values of 0) which are shorted with other data lines (in ) is also accomplished. If is empty, then the walking 0 sequence on the address lines is unnecessary.
As in [19] , a relation exists between and (where denotes the cardinality of ) for generating additional patterns. The following cases can be distinguished. 
1) When
, the all "0" (or all "1") patterns are used as data patterns to diagnose additional address lines after diagnosing the shorts of the lines in . 2) When -1, the all "0" (or the all "1") patterns are used as additional address patterns. Note that the last unmarked data line needs no walking 0 test pattern because there is no other line remaining for it to short with. As an example, consider the same memory with 4 address lines and 8 data lines ( and ) , and the fault scenario as discussed in the example of Step 1. From the execution of Step 1, the data lines are classified as follows: ; and ; and ; , and . Table XI shows the patterns and operations, while  Table XII shows the data patterns observed after the read-back process (where " " stands for "don't care"). Hence, it is possible to establish that , , and are shorted together, and is shorted with . Moreover, because in this example, only two patterns of the walking 0 test set are needed for . When , the adaptive method is as follows: check the data pattern of each readback for ; and for maximal diagnosis of the current dominated data line (say ) for a short with several other data lines (such as ), record and mark these data lines. If the position of the walking 0 corresponds to a marked data line, then skip it.
As in Step 1, Step 2 divides the set of address lines into different subsets, which are defined as follows. contains all address lines which are not involved in shorts with any data line.
The data line subsets and are separated into several subsets. Each subset of (denoted by ) contains all data lines which are short together and with at least one (same) address lines; and each subset of (denoted by ), contains all data lines which are shorted together. Note that all fault-free data lines are put into , i.e., for .
X. STEP THREE: DIAGNOSIS OF ADDRESS LINES
The third step performs maximal diagnosis of stuck-at faults and shorts on/among address lines. The walking 0 test set is used for the address lines in . The values of the bits corresponding to the address lines left undiagnosed in each , are set to the same value as the data lines with which they are shorted.
As for the data line patterns, the following rules apply:
1) The bits corresponding to the data lines in are 0 in all patterns.
2) The values for the bits corresponding to the data lines in are 1 in all patterns.
3) The values of the data lines in are the same as the values of the address lines in which are shorted with them. 4) Each data line in and each different subset (excluding ) are treated as "available data lines" for the purpose of generating different patterns and yielding maximal diagnosis. All the available data lines are tested using a counting sequence. Let denote the cardinality of while denotes the number of sets (excluding ). Let the total number of available data lines be . Then . So, the number of patterns possible with the available data lines is .
Step 3 consists of the following operations: a WRITE is used first to initialize the basic address with a known pattern, denoted by . The address line pattern is given as follows: every line in is set to 1; and every line in is also set to 1 (provided the corresponding data lines are set to 1 and these lines are shorted).
is given as follows: all data lines in are 0 (1); the lines in each have a value of 1; the lines in each have a value of 0. The next operations are given by operation pairs (WRITE and READ): for each WRITE operation, just apply at the address (data) lines the walking 0 pattern (counting sequence for ) by considering Steps 1 and 2. In a pair, READ utilizes the same patterns as for the first WRITE, thus effectively reading at . At completion of this process, the observed output patterns can be compared: if the observed pattern from is different from the observed pattern from then the th address line in is stuck-at. Else, this address line is fault-free, or involved in a short. However, it is not possible to differentiate the type of a stuck-at fault (either 0 or 1) in an address line.
Additional READ operations are required for the undiagnosed address lines. In each of these additional READ operations, the data pattern is read back from each address test pattern. A new set of output patterns (denoted by ) are obtained. If any two (or more) of these patterns are the same, then it is possible to diagnose that the corresponding address lines in are shorted together. As an example, consider the interconnect of a memory with 5 address lines and 8 data lines, namely and . Assume that , , and are shorted together; and are stuck-at-1;
is stuck-at-0; is shorted with . Also, assume that and are shorted together; and is stuck-at-0. By Step 1 and Step 2, the data lines are classified (and maximally diagnosed, if applicable) into the following subsets: Table XIII are applied.  Table XIV shows the observed data patterns. The read back data pattern is different from , so is diagnosed as stuck-at; and also as the new set of output patterns and are the same (i.e., , in Table XIII) , then and are diagnosed as shorted together. The read back from address 11 101 is (adaptively) not necessary due to the stuck-at fault at .
XI. COMPLEXITY ISSUES
Consider the complexity of IMDA for maximal diagnosis; and this is given by the number of operations in each Step. 1)
Step 1 requires 3 WRITE and 3 READ. 2)
Step 2 requires WRITE and READ. 3) Step 3 requires WRITE and at most READ where . The total number is given by WRITE (which is at most and READ (which is at most ). The relation between and requires further attention as it determines the capability to achieve maximal diagnosis. Some special cases must be considered. If
, maximal diagnosis of all faults on the address lines can be achieved with a linear number of operations; else, the following cases are applicable.
1) If
, then no data line is available. All shorts among address lines or stuck-at faults on address lines are masked by data line faults and cannot be detected and maximally diagnosed. Therefore, the diagnosis in this particular case is accomplished as follows: 1) For all data lines in and (i.e., stuck-at-0/1), it is not possible to diagnose the faults on the address lines by driving the faulty data patterns through these data lines; 2) For all data lines in which are shorted with some address lines, the diagnosis or just detection of faults on address lines requires that the undominated address lines must have a constant value (either a 0 or 1) while applying different patterns to the data lines. As these data lines are shorted with some of the undominated address lines, then a contradiction arises.
In Fig. 3 , for the first case given above, to diagnose or just detect the stuck-at-0 fault on address , the values of and must be the same for the two test patterns of the address lines. If it is chosen to be 1, and the value of is not the same in these two address patterns, then different data must be used for WRITE in these two address line patterns. Unfortunately, when the data pattern (000) is used in WRITE, the value of is changed to 0 too. So the value of is not the same in the two address patterns. So the stuck-at-0 fault on cannot be detected or diagnosed. For the second case, the short between and cannot be diagnosed due to the same reasons. This is also the reason for not using the data lines in . 2)
, then the following method must be utilized to maximally diagnose all faults on the address lines because maximal diagnosis of shorts among address lines will be more complex than maximal diagnosis of stuck-at faults (by Observation (2)). 1) To maximally diagnose all stuck-at faults on the address lines, a method similar to the previously described one is utilized; and at least two different patterns for the available data line (denoted by and ) are required. First, a WRITE for into the initial address (1111) is performed; and the walking 0 test set is used for the address lines. WRITE is then performed for to the desired address line pattern; then, the readback is performed for the data pattern stored in the initial address (1111). If the observed data pattern for the readback is , then perform a WRITE using into the next address pattern. If the observed data pattern for the readback is (instead of ), then a stuck-at fault is diagnosed. Also for the next test, is treated as the resident data pattern and a WRITE is performed using into the address pattern. So, this process consists of toggling and as patterns for the data lines, whenever a stuck-at address line fault is detected. By repeating this process, it is possible to maximally diagnose all stuck-at faults on address lines. This takes WRITE and READ operations, so its complexity is linear. After this process, all the stuck-at address lines are removed from ; and all address lines left in are either fault-free or involved in shorts.
2) The maximal diagnosis of all short faults among address lines is equivalent to the balanced incomplete block design (BIBD) as encountered in Kirkman's problem in combinatorial analysis [18] . The BIBD method consists of dividing all address lines into subsets, (each subset with address lines), and each pair of address lines must be in at least one of these subsets. Then, data patterns are required to maximally diagnose all shorts among each subset. In this case, to diagnose the shorts, one READ operation must follow each WRITE. After testing all subsets, then it is possible to maximally diagnose all shorts among the address lines. For each subset, WRITE and READ operations are required. So in this case, Step 3 totally takes WRITE and READ to maximally diagnose all stuck-at faults and shorts on/among address lines. A greedy method can be used as follows: each time address lines are diagnosed as shorted together, address lines are deleted from , i.e., only one of them is left in . BIBD is performed to define the appropriate subsets, thus saving operations also in this case. Hence, only the case represents a problem, i.e., there are more possible faulty address lines that need to be accessed through the less available data lines. For the case , if we can repair the data line faults before we maximally diagnose the address line faults, the maximal diagnosis of address lines will be easy.
Figs. 3 and 4 show the comparison of IMDA with ADAR [20] in terms of the number of READ and WRITE operations for interconnect diagnosis. The first plot is applicable to a stand-alone chip; and the second case is applicable to an embedded memory with large word size as commonly found in microprocessors [21] . These figures clearly show that as the number of address lines increases (i.e., the memory space grows) the difference in performance between ADAR and IMDA becomes significant. Moreover, as a READ operation requires more time than a WRITE operation, the saving in test time provided by the proposed approach is more pronounced at lower values of (for a fixed ). These figures show that the proposed approach is viable for current technology [21] and is readily applicable to memories with both a large address space and word size.
